Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

pci wishbone bridge and AMBA AHB to APB bridge

Status
Not open for further replies.

tariq786

Advanced Member level 2
Joined
Feb 24, 2004
Messages
562
Helped
67
Reputation
134
Reaction score
52
Trophy points
1,308
Location
USA
Activity points
3,043
Hi

I have a question about opencores pci to wishbone bridge. In the test bench, the designers have set the pci clock period to 30ns (33 MHz) and similarly set the clock period of wishbone clock to 10ns (100 MHz) to test it.

From this it makes sense because pci bus has a frequency of 33 MHz and wishbone bus has a frequency of 100 MHz.

But isn't the bridge suppose to work for arbitrary frequency of pci and wishbone? If that is not the case, then why don't we have frequency of AHB bus and APB bus specified like pci and wishbone bus is specified?

Does my question make sense?


Please help me gain insight?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top