PCB throughhole Via looks like connecting to every layer.

[shemo]

I have this via structure,

It looks like its throughhole but I don't see any clearance/isolation area with other layers.

Is that means it's touching and connecting to every single layers?

It doesn't make sense.

If it's a via to ground then its touching the ground plane and clearance/isolates with other layers.

From the picture it looks like it touch every single layer.

 

[kozacy]

Hello. I think all the via structure are the same , and that's why they are called Through Holes.

See. the red dot is the vias. The green area are copper.

 

[karthik2dave]

I think u called out in DRC mode. so u got clearance in all other nets

basically two modes present, please check

 

[ArticCynda]

Why wouldn't it make sense? If you use the vias to stitch polygons together with a ground plane, for example, this makes perfect sense.

If the via's are assigned to the proper electrical net then the problem should solve itself if you repour your polygons, fills and planes.

 

[shemo]

SO the copper through hole via touching inner layer SIG1 and SIG2 is OK?

I don't think so,

 

[Gorgon]

It depends on the clearance on each layer. If you have an annular ring on the inner layers specified without a clearance around it, you may have a problem. From your 3D window there is no annular rings on the inner layers. So then it is depending on the clearance around the via.

You will of course have a connection, if the net in question is routed on an inner layer.

If you are in doubt, generate a set of gerber files and see what you get in a gerber viewer. then you can see if your specification is correct. A run of the DRC should also mark this as an error if it is in the test matrix.

 

[marce]

Your anti pad clearance seems to be set to zero! maybe this is the problem...