Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PCB layer stack-up considerations

Status
Not open for further replies.

srohini

Newbie level 3
Joined
Sep 21, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,301
Hello,

Can anybody tell me what is the main consideration to decide layer stack up?
 

i designed in such a way that all signal layers are guarded by power supply or gnd planes....

example:

1)TOPLAYER
2)GND
3)signal1
4)power1
5)signal2
6)power2
7)signal3
8)bottom layer
 
Thank you for the prompt reply.
but on which criteria we decide that which signal should be on Top layer & which signal should be in Inner layer?
Pl hel me.
 

Which signals go on which layer is up to you and how difficult it will be to route. Your main consideration is impedance and coupling of high-speed signals. You may need to route a shield around fast signals. You may want to investigate microstrip and strip-line design, your layer stack could possibly be reduced.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top