honey13
Member level 3
- Joined
- Apr 6, 2010
- Messages
- 55
- Helped
- 4
- Reputation
- 8
- Reaction score
- 4
- Trophy points
- 1,288
- Location
- Hyderabad, India
- Activity points
- 1,619
I am trying to simulate patterns generated by reading Synopsys Design Constraints. . but they are failing when simulating with sdf. The tool is placing many unwanted xs, leading to mismatches.The tool is placing x's even on registers that i am programming in testproc. can anyone help me