Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Parasitic R&C extraction for analog post layout simulati

Status
Not open for further replies.

Humungus

Full Member level 6
Joined
Jul 10, 2001
Messages
384
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Activity points
3,985
Hi

Let´s say that i want to make a post layout simulation of a small system to see how parasitic R and C affect the behavior.

Does anybody know a "light" (I mean not costly) package for parasitic extraction?

I don´t have Cadence and I would prefer it is a PC based software

Thanks a lot
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top