prakhars
Junior Member level 3
- Joined
- Oct 5, 2012
- Messages
- 26
- Helped
- 0
- Reputation
- 0
- Reaction score
- 0
- Trophy points
- 1,281
- Activity points
- 1,497
Designed one layout of CMOS Inverter in L'edit software. Its extract file showed three Parasitic Capacitors and the last capacitor was between the VSS and 0 (VSS = Drain of NMOS). Wanted to know how to use this capacitor which is between VSS and GND??