Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Parameters of NMOS and PMOS in 45 nm CMOS technology

Status
Not open for further replies.

whirl7wind77

Junior Member level 2
Joined
Dec 16, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
130
Where can I find/What are the parameters of NMOS and PMOS ( like VTno, VTpo , Kn , Kp ) in 45 nm CMOS technology ?

[By simulation I found that VTn is approx. 0.4-0.5V . Is it not too high ? ]
 

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,063
Helped
481
Reputation
964
Reaction score
455
Trophy points
1,363
Location
Norway
Activity points
7,962
The device parameters in the same technology node differ from foundry to foundry. If You have pure digital process, probably You have only low power devices with quite high threshold voltages ~0.5V. Analog/RF processes has transistors with various Vth like zero (~50mV), low Vth (~100mV), normal (~200mV) and low power with high Vth.

You need to found process documentation which should be provided with your pdk.
 

whirl7wind77

Junior Member level 2
Joined
Dec 16, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
130
1)Where can I locate PDK i.e., documentation ?
2)I could find in my library a variety of 1V nmos transistors like nmos1v,nmos1v_lvt,nmos1v_hvt,nmos1v_nat, nmos1v_lvt_3, nmos1v_hvt_3, nmos1v_nat_3.
Does 3 at the end mean a 3-terminal device (which means probably a zero Vt) ?
 

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,063
Helped
481
Reputation
964
Reaction score
455
Trophy points
1,363
Location
Norway
Activity points
7,962
I don't know your process, but if it is a bulk CMOS probably the devices ending with "3" are triple well fets with 6 terminals. Your pdk provide devices with 3 different threshold voltages. _lvt for lower, _hvt for higher Vth and standard ones. I don't know what _nat means but it could be the same as standard fet.

To found your PDK location check the models path.
 

whirl7wind77

Junior Member level 2
Joined
Dec 16, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
130
I found the model library file i.e., ......045_mos.scs . I searched for vth0 , u0 , toxe . There are too many results. Which one is the correct one ?
 
Last edited:

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,063
Helped
481
Reputation
964
Reaction score
455
Trophy points
1,363
Location
Norway
Activity points
7,962
If You are using Cadence Virtuoso environment, run ADE L. In ADE L→Setup→Model Libraries. Sometimes full path is in ADE L→Setup→Simulation Files.

Unfortunately I never used other software than cadence, so I'm helpless with mentor graphics or synopsys tools.
 

whirl7wind77

Junior Member level 2
Joined
Dec 16, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
130
Thanks. But I find it before your post with your previous hint. I found the model library file i.e., ......045_mos.scs . I searched for vth0 , u0 , toxe . There are too many results. Which one is the correct one ?
 

fredd

Member level 5
Joined
Jan 24, 2007
Messages
81
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,288
Location
Pilipinas
Activity points
1,621
you can check for every transistor model, there should be a corresponding vth0.
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,694
Reputation
5,368
Reaction score
2,293
Trophy points
1,393
Location
Germany
Activity points
44,054
I don't know what _nat means but it could be the same as standard fet.

_nat very probably stands for a native MOSFET, which has a very low Vth (guess 50..100mV). Disadvantage is a relatively high leakage current when off (Vgs=0).
 

whirl7wind77

Junior Member level 2
Joined
Dec 16, 2013
Messages
20
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
130
I could find in my library that there is nmos1v_nat but no pmos1v_nat.
Why is that ?
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,694
Reputation
5,368
Reaction score
2,293
Trophy points
1,393
Location
Germany
Activity points
44,054
I could find in my library that there is nmos1v_nat but no pmos1v_nat. Why is that ?

_nat transistors need one more mask + implant, for each transistor type. From design considerations, nmos natives are far more often used than pmos nats. So, for some processes, this latter option isn't offered to reduce costs.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top