Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Pad to FF setup/hold time violation

Status
Not open for further replies.

supeerb

Newbie level 2
Joined
Sep 10, 2010
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
Hey
While trying to simulate my project with delays using SDF I'm getting setup/hold violation but only with input registers (register that directly save state from pins). Is there any way to solve this problem? I use ISE 10.1 and the input signals are randomly generated.
 

Hey I have found the solution. I place it here in case someone will face the same problem.
The solution was to set the input registers as asynchronous in ISE constraints. Simple :)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top