Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PAD power compution issue???

Status
Not open for further replies.

testt

Newbie level 2
Joined
Oct 21, 2006
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,295
For power consumption issue in idle mode,
would you use a bidirection PAD and tri-state it or use a output PAD and keep output signal level don't change??
What's you choice ??

Thank you!!!

best regard,

testt:D
 

I would think, not using tri state would consume less power. Keep a pad hi or Lo would consume only static current.
- b
 

Tristate logic can cause power waste. adding a weak pullup or pull down to the net would remove the power waste
 

Actually this depends on what the pad is hooked up to on the board. If it is hooked up to a pullup/pulldown or a parallely terminated transmission line driving a level (or an internal pullup/pulldown) might create a static path between VDD/GND which will pointlessly waste power. Tri-stated pads never waste power. Tri-state is the way to go.
 

Could you tell us the detailed infor about PAD POWER consumation, or there is any article on this issue?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top