Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Overshoot after current limit!!!

Status
Not open for further replies.

pswatw

Junior Member level 1
Joined
Jan 24, 2006
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,425
hi:
I designed a current mode boost converter!
But there is overshoot in vout when current limit release !
It is not easy to slove this problem use traditional soft start!
How to solve this problem!!??
THANKS!!

PSWATW
 

A good way for it is to design a soft start circuit for reference voltage. If ref voltage starts up very slowly and smoothly, there is no overshoot on output voltage.

Added after 54 seconds:

Torex (a Japanese IC company) has some ICs to suppress overshoot in this way.
 

hi: leo_o2

Thanks for your answer!!
But when the current limit occur, the vref is 1.23v!
the vref will not "starts up"

How to solve this problem!!??
 

HELP!! TELL ME HOW TO SOLVE THIS PROBLEM, PLEASE
 

If you make the reference voltage starting up very slowly (>1mS), you don't need to do any change for current limit. You can just design a normal current limit (same current limit level for both before start-up and after start-up). For boost, you need to avoid the fast charging for output cap if you can't turn off the PMOS path (for synchronous boost).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top