Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

output files of synthesis in ASIC design flow

Status
Not open for further replies.

bala_EE

Junior Member level 3
Joined
Apr 3, 2009
Messages
26
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Location
USA
Activity points
1,414
What is are .sdc .ddc and .sdf files and what is the difference between them?

I understand that .sdf file is the one that is used for the place & route step and it has the timing information.

Can anybody explain what exactly does the .sdf file contain?
 

rca

Advanced Member level 4
Joined
May 20, 2010
Messages
1,485
Helped
355
Reputation
710
Reaction score
326
Trophy points
1,363
Location
Marin
Activity points
8,522
I beleive the second sentence you wanted to write .sdc, means synopsys design constraints, has usually used for synthesis & P&R & STA.
.sdf: is used to back annotated the netlist simulation with timing information, in three corner best, worst & typical.
.ddc : I'm never used this one.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top