Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Output current of 74HC132 NAND gate

Status
Not open for further replies.

cupoftea

Advanced Member level 5
Joined
Jun 13, 2021
Messages
2,583
Helped
54
Reputation
108
Reaction score
115
Trophy points
63
Activity points
13,560
25mA is the absolute maximum figure before the point of no return, it doesn't imply the gate will function and reach normal logic levels when that much current is sourced or sunk.
The maximum while still reaching logic levels is 5.2mA.

Brian.
 
you also need to consider the total heat load ( losses ) in the IC if you run some or all of the pins hard - this must not exceed the thermal rating of the device ( in the data sheet ).
 
Here you see that total Iol or Ioh governs how many outputs you can load to max
spec. 50 mA total Iol, Ioh. It does not qualify if you can do simultaneously 50 mA
thru both power rails. That needs to be clarified I would think. Hi current thru power
rails impacts Nosie margin due to IxR drop on internal power buss.

Note 1 clearly indicates functionality may be impaired, they point to recommended
conditions, that max ratings are stress ratings, "which do not imply...."

1630017163838.png


Here you see the discussion that Vol and Voh are impacted, obviously, by current drawn in outputs.

1630017217472.png




Regards, Dana.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top