Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Output Buffer design for 5GHz VCO in pure CMOS

Status
Not open for further replies.

dhasmana

Member level 5
Joined
Jan 19, 2005
Messages
88
Helped
8
Reputation
16
Reaction score
0
Trophy points
1,286
Location
Bangalore , India.
Activity points
578
output buffer design

Hello,

How can be a buffer designed for 2.5GHz VCO (pure CMOS).I guess a gain of 10-15 should be fine @2.5GHz.

We tried diffamp structure , first stage differential to diferential and second stage differential to single ended (with 1pF of Fanout Capacitance) (this architecture is mentioned in SUN's thesis for VCO design) but getting a UGB (required UGB would be 12.5GHz assuming 2 pole response) seems not possible with the architecture used by us.Please comment in this regard.

Regards,
Jitendra Dhasmana.
 

du_hast

Junior Member level 3
Joined
Dec 22, 2004
Messages
29
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,281
Activity points
200
cmos vco design thesis

Hi,
Did you get an answer to your question? Currently im trying to design a buffer for my vco and i didnt find good information about it...any comments?
 

mengcy

Member level 5
Joined
Aug 21, 2006
Messages
90
Helped
11
Reputation
22
Reaction score
5
Trophy points
1,288
Location
shanghai
Activity points
1,747
vco buffer design

when I encounter this problem several months ago I can't find the answer,either.
At last we decide to translate the output of the VCO to square wave by series of inverter.
Because we care about the frequency of the VCO most.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top