Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Open Verification Libiary Free Download

Status
Not open for further replies.

davyzhu

Advanced Member level 1
Joined
May 23, 2004
Messages
494
Helped
5
Reputation
10
Reaction score
2
Trophy points
1,298
Location
oriental
Activity points
4,436
davidyu jeda

Hi all,

I am a Verilog user and I want to find some tools do assertion(like C's assert()).

I found Open Verification Libiary(OVL) has been updated. And it is free for download( https://www.accellera.org/activities/ovl/ ).

I hope to use it in the near future.

Anyone has used it yet? Please give some comment. Thanks!

Best regards,
Davy
 

the_penetrator

Full Member level 5
Joined
Jun 22, 2001
Messages
297
Helped
10
Reputation
20
Reaction score
5
Trophy points
1,298
Activity points
2,775
hi there

does anyone know if these guys have dropped support for VHDL OVL version? It's been more than 2 years since the last refinements on the VHDL version of the OVL.

TIA
the_penetrator©
 

davidyu

Junior Member level 2
Joined
Jun 9, 2003
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
192
synopsys VCS can support OVL, SVA, cadence IUS support PSL, JEDA support SystemC assertion. only free doc, no free soft can be found.
 

stevepre

Member level 4
Joined
May 10, 2001
Messages
78
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
595
Because of the nature of VHDL, it's not so easy to use those library compared to verilog version. It's no surprise that people don't like to use it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top