Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Marked up; the diff pair and mirror naturally must match; the common-source
gain stage has a matching requirement but not 1:1, its load current needs to
be 1/2 the diff pair tail current (assuming unit devices) for equal current density
/ VT. In the PTAT reference matching may not be strictly necessary but hygeine
never hurts. The output Class A buffer is a don't-care.