Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

On what basis is the cell row height fixed in the semi custom physical design

Status
Not open for further replies.

jagz

Newbie level 5
Joined
Aug 22, 2009
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ind
Activity points
1,361
Hi,
On what basis is the cell row height fixed in the semi custom physical design. Since the length of the transistor is based on the technology, and the width could vary if the nmos or pmos is fingered, the cell row height cannot be completely based on these. So which factor of the standard cell or the transistor determines the cell row height.

Thanks
 

erikl

Super Moderator
Staff member
Joined
Sep 9, 2008
Messages
8,112
Helped
2,689
Reputation
5,358
Reaction score
2,289
Trophy points
1,393
Location
Germany
Activity points
44,153
The height of the standard cell library + some additional space for inter-cell routing.
 

yadavvlsi

Advanced Member level 3
Joined
Nov 19, 2010
Messages
978
Helped
485
Reputation
968
Reaction score
454
Trophy points
1,343
Location
Bangalore, India
Activity points
6,991
Most place-and-route tools require that the height and width of a standard cell be an integer multiple of the vertical and horizontal wire track. The height of the standard cell is the same throughout the library, but their widths vary according to their logical functions and drive strengths. A typical standard cell for the Complementary Metal Oxide Semiconductor (CMOS) process is composed of a row of NMOS (N-type transistors) with channel width n W , and a row of PMOS (P-type transistors) with channel width p separated by the distance of the P and N diffusion (or active) area. W The P and N diffusion area spacing, the channel width of PMOS and NMOS transistors, and the width of power (VDD) and ground (VSS) buses are the key parameters in determining the height of standard cells. Figure below shows a generalized standard cell height concept. Height of a stranded cell is the height of row..

 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top