Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

on chip clock generator

Status
Not open for further replies.

tanyadey

Newbie level 4
Joined
Aug 30, 2015
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
32
hi,

Can anyone tell the difference between on chip clock generator and PLL.

Regards,
tanya dey
 

A PLL requires a reference input clock (may be a pin
resource, or may be internally (on chip) generated.

A clock generator may be free running, or locked to an
input clock (PLL) either at fundamental or some /N
overtone (feedback divider).

There may be no difference or there may be a content
/ partitioning difference. The two overlap often.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top