Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Offset varation in different processes

Status
Not open for further replies.

gekk

Newbie level 4
Joined
Sep 7, 2007
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,321
i want to know offset varation in different process and w/L of input pair, thanks
 

offset

generally, offset is inversely proportional to the input pair area W*L. Check ur technology file for more details.
 

offset

i want to know is ,have some estimate fomula about offset in defferent process?
such as in tsmc0.6 ,tsmc0.35 and tsmc 0.18
 

offset

You can find some useful formulas in Gray book at part (3.5.6) and also in:

Marcel J.M. pelgrom, H.P.Tuinhout and M.Vertregt, "Transistor matching in analog CMOS applications" 1998 IEEE
 

Re: offset

Larger W*L and larger Vdsat can minimize offset.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top