Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello Sir
While designing layout we are facing DRC error that is " Nwellterm_stampErrormult" , we are attaching the screen shot of our layout.
Kindly provide the solution for the above error.
Any PMOS in the n-well should have an n+ contact adjacent or near to its source which is connected via M1 to VDD - or to its source, if this PMOS source shall be connected to its bulk. In this latter case, each such PMOS (if they have different source voltages) must get its own n-well.
For several PMOSes in the same n-well (= with the same bulk), sometimes an n+ contact ring connected via M1 to VDD will do.
In your layout picture I can't see an n+ contact in n-well connected to VDD.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
