anhnha
Full Member level 6

Yes. At least it doesn't show the exact circuit behaviour. To get an idea about it, you can assume different loads, e.g. capacitive or resistive, both pull-down and pull-up and consider the expectable output with 0 -> Vdd -> 0 triangle input waveform.This solution is a bit confusing.
I guess you didn't understand the circuit. PMOS is in bottom, NMOS in top position.pMOS passes strong 1(Vdd)
nMOS passes strong 0(Vss)
I guess you didn't understand the circuit. PMOS is in bottom, NMOS in top position.
pMOS passes strong 1(Vdd)
nMOS passes strong 0(Vss)
Something I am missing ?
As Vin < Vt, which operating region each mosfet is?
I think pmos will be ON and NMOS will be in sub-threshold region.
No: PMOS is in sub-threshold region (Vin < |Vt|), and NMOS is OFF (Vin « Vt).
How would you know that without knowing Vgs of each transistor?
For NMOS, Vgs = Vin - Vout is unknown
For PMOS, Vsg = Vout - Vin is also unknown.
Is it? See the Vout vs. Vin characteristic in your 1st posting!
No: PMOS is in sub-threshold region (Vin < |Vt|), and NMOS is OFF (Vin « Vt).