Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Non-ideality of OP-AMP based integrator

Status
Not open for further replies.

samiran_dam

Full Member level 2
Joined
Apr 17, 2010
Messages
122
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Activity points
2,419
Hi all,

If I make a circuit as shown using an ideal op-amp (i.e. open-loop gain ≈ ∞, unity-gain-frequency ≈ ∞ and output resistance ≈ 0), then it will behave as perfect integrator.

103smep.jpg


But, as the op-amps can not be ideal, what and all non-idealities are expected in the integrator? As per my calculations, I found that there will be zeros in the transfer function along with the pole (which is supposed to come at '0' frequency) coming at a finite non-zero frequency. And there is one more pole coming at high frequency.

If anybody can intuitively explain the behavior of the op-amp based integrator it will be very helpful for me.

Thanks & Regards,
Samiran
 

As all the non-idealities are caused by the opamp the best way to see and to evaluate the deviations from the ideal behaviour is circuit simulation.
As the most important "error" the phase shift will be 90 deg at one frequency only!
This frequency always will be below the unity gain frequency (crossover through 0 dB).
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top