Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Noise simulation of OPAmp

deep_sea

Junior Member level 1
Joined
Oct 23, 2019
Messages
19
Helped
5
Reputation
10
Reaction score
5
Trophy points
3
Activity points
134
Hi Guys,
I am simulating the noise performance of an opamp. I would like to check if my setup is correct.
The opamp is a two stage miller compensated opamp. The input is a DC + AC small signal.
The WP1 variable is the number of PMOS input transistors and is related to the length of input transistor. For example WP1=48, means W1=48um, L1=1u, WP=480 means W1=480um and L1=10um
According to the following expression: e2n =B/(f*W1*L1), it is expected that input referred noise would be 100 smaller when W1 and L1 are increased 10 times each. In simulation you can see in attachment it has almost no effect.
Could you please check if the simulation setup for noise is correct? does anyone has an explanation?
 

Attachments


sutapanaki

Advanced Member level 4
Joined
Nov 2, 2001
Messages
1,030
Helped
394
Reputation
786
Reaction score
344
Trophy points
1,363
Location
US
Activity points
8,797
Do you have a closed loop around this amplifier?
 

jjx

Advanced Member level 4
Joined
Sep 12, 2008
Messages
116
Helped
32
Reputation
64
Reaction score
32
Trophy points
1,308
Location
Scania
Activity points
2,219
If you print the noise sources at 100 Hz, is the input transistor dominating?
 

Toggle Sidebar

Part and Inventory Search


Welcome to EDABoard.com

Sponsor

Sponsor

Design Fast


×
Top