Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

noise shaping sar adc FFT simulation in cadence

the8thhabit

Member level 1
Member level 1
Joined
Aug 19, 2024
Messages
38
Helped
0
Reputation
0
Reaction score
0
Trophy points
6
Activity points
352
Hello!
I am designing a noise shaping SAR ADC in CADENCE and I have a question in FFT simulation.
I used a 10-bit CDAC, OSR = 4, fs = 20MHz, sampling count = 2048.
Then the bandwidth is fs/2/OSR, so 2.5 MHz.
If I set k=31 in the equation k*fs/sample count, the fin (input frequency) would be 0.302MHz.
I ran the FFT simulation until 2048*50ns = 102.4us and then ran the FFT simulation.

In this case, I was wondering if it is correct to set the end frequency to 2.5MHz, which is the bandwidth, as shown in the photo below.

1739714451121.png
 

LaTeX Commands Quick-Menu:

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top