Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

no load worst case for stability?

Status
Not open for further replies.

analogmind

Newbie level 5
Joined
Apr 20, 2011
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,335
Why is no load worst case for stability analysis of opamp?
What happens if we have load resistance and do stability analysis? ( ie break loop and test)
Why should we have load capacitance while doing stability analysis?
Why should we not have load resistance while doing stability analysis?
 

leo_o2

Advanced Member level 4
Joined
Sep 3, 2004
Messages
1,324
Helped
277
Reputation
556
Reaction score
241
Trophy points
1,343
Location
China
Activity points
5,761
Usually, the output node will contribute a non-dominant pole under heavy load. However, this pole will become lower frequency pole when load is reduce to 0A. No load means the resistance is high. RC will be big. To break loop, pls use a big inductor(>10GH).
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top