Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NMOS LDO stability question

Status
Not open for further replies.

Lt_Garillios

Newbie level 5
Joined
Apr 21, 2011
Messages
10
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,283
Activity points
1,336
Hi,

I picked up that a LDO with an NMOS pass transistor is inherently stable at hight loads, but not at small loads, could somebody explain this in comparision to a PMOS pass transistor?

Cheers,
 

Dear Lt_garillios

You read this thesis to understand your problem. I think this one is good design LDO with an NMOS

A Low Power NMOS LDO in
the Philips CO50PMU
Process
 

Attachments

  • Easwaran_S._Navaneeth._MSc2006_A_Low_Power_NMOS_LDO_in_the_Philips_CO50PMU_Process.pdf
    3.8 MB · Views: 162

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top