Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

nmos bulk connection in layout

Status
Not open for further replies.

matin-kh

Member level 3
Joined
Nov 9, 2013
Messages
67
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Location
iran
Activity points
1,955
Hi every one,
is there any way to connect the bulk of NMOS to its's source in cadence?
i use tsmc18rf and the transistors are in Nwell.
at the begin of my design i didn't pay attention to layout and i connect all the bulk of transistors to their sources in schematic and now i don't know what can i do.
could you please help me?
Thank you
Matin
 

Hi every one,
is there any way to connect the bulk of NMOS to its's source in cadence?
i use tsmc18rf and the transistors are in Nwell.
at the begin of my design i didn't pay attention to layout and i connect all the bulk of transistors to their sources in schematic and now i don't know what can i do.
could you please help me?
Thank you
Matin

if you are connecting bulk and source together for nmos ,in circuit sources of different transistors are at different potential and so is bulk and you need different wells for individual transistor...instead in circuit now you can connect the bulk to your lowest potential in nmos only effect it has increased threshold voltage and for pmos it is ok either you connect to highest or source (if body bias is negligible)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top