Non AMP

new Processor design challenges

Thread starter meher81
Start date Mar 8, 2010

Status: Not open for further replies.

Mar 8, 2010

#1

M

meher81

Member level 1

I want to know about new processor architecture and challenges, nowadays.
where is it going to?

Status: Not open for further replies.

Similar threads

U
New to Libero Soc , need some guidance
- Started by Uuumillman
- Oct 3, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
G
Microchip's new family - PolarFire 2 details ?
- Started by Gini_Hinze7
- Jan 8, 2023
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
M
How to connect AXI_LITE port of QSPI_FLASH to the RISC-V processor.
- Started by michaelScott
- Dec 31, 2022
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
H
How to translate design circuit in ADS (Agilent Design system) to MATLAB CODE
- Started by hanen88
- Jun 3, 2023
- Replies: 0
PLD, SPLD, GAL, CPLD, FPGA Design
Error: [127205403]: CMPPF_010: A design must contain at least one net.
- Started by billdro
- Jun 20, 2023
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design