Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Netlist Simulation NCLaunch Error ncelab: *E,MULAXX

Status
Not open for further replies.

Leonid_Nidekker

Newbie level 3
Joined
Aug 13, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hi all!

I have some problem with my project during simulation in NCLaunch.
When I perform step 'elaboration', following error is appear.


Code Verilog - [expand]
1
2
3
always_ff @(negedge work)
        |
ncelab: *E,MULAXX (../hdl/tb.sv,222|8): Multiple drivers to always_ff output variable SVIP_D1 detected.



This error likely associated with some construction in my testbanch.
Can anyone help me with this error.

Thanks.
 
Last edited by a moderator:

ads-ee

Super Moderator
Staff member
Joined
Sep 10, 2013
Messages
7,820
Helped
1,811
Reputation
3,632
Reaction score
1,772
Trophy points
1,393
Location
USA
Activity points
59,033
Re: [moved] Netlist Simulation NCLaunch Error ncelab: *E,MULAXX

As you've provided none of the code the best I can do to help is to tell you to look for all locations where SVIP_D1 is assigned, it must be done in more than one place.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top