Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I assume the negative value is in a cell hold check triplet, not interconnect, right?
Usually negative values in SDF are from negative-hold flops. In case you don't know, negative-hold DFF trade more setup requirement for less hold, to the point that negative hold time is required. These are often used for hold-time fix when there is plenty of setup slack.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.