Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Negative values in SDF

Status
Not open for further replies.

engr

Member level 3
Joined
Jul 28, 2008
Messages
62
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,701
Hi,

can some one please explain, what does the meaning of negative timing values in SDF file?

Thanks
 

I assume the negative value is in a cell hold check triplet, not interconnect, right?

Usually negative values in SDF are from negative-hold flops. In case you don't know, negative-hold DFF trade more setup requirement for less hold, to the point that negative hold time is required. These are often used for hold-time fix when there is plenty of setup slack.
 

    engr

    Points: 2
    Helpful Answer Positive Rating
Thanks randyest.

Its like taking the advantate and setup and hold interdependency to fix the hold violations right, by having negative hold time at flop
 

because the library can support negative sdf, so the tools should also add compile option to support it!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top