Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

negative setup and hold

Status
Not open for further replies.
S

sujittikekar1

Junior Member level 2
Joined
May 16, 2007
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,465
what is negative setup and negative hold? please explain in detail.
 

The normal case is that the data must be hold "hold time" after clk edge.
And the negative hold time means the data can changed before the clk edge.

Some blocks may have the negative hold time because they may have the special circuit to hold the data inside.
 

plz follow the topic at this link



for better understanding of setup n hold...follow the pdf uploaded there...its really helpful
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top