Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Negative Gain in odyseus's tutorial

Status
Not open for further replies.

boy

Advanced Member level 1
Joined
Sep 30, 2002
Messages
481
Helped
96
Reputation
192
Reaction score
55
Trophy points
1,308
Location
Thailand
Activity points
3,963
I have read about Miller Capacitance topic in odyseus's website but i dont understand what -G (nagative gain) mean. 180 phase shift??? How does this millter capacitance effect the input capacitance of a FET/transistor?
thank you
 

shogun

Member level 1
Joined
Feb 4, 2003
Messages
36
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Location
Forests of Japan
Activity points
309
A good way of looking at miller capacitance is that at the Emitter of the transistor the capacitance is the capacitance of the base*(b+1)
 

boy

Advanced Member level 1
Joined
Sep 30, 2002
Messages
481
Helped
96
Reputation
192
Reaction score
55
Trophy points
1,308
Location
Thailand
Activity points
3,963
It seems to me that they try to transfrom from capacitor from base to collector to a capacitor at the base to gnd and a capacitor at the collector to ground.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top