Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Negative delay in Primetime

Status
Not open for further replies.

ruanwang

Junior Member level 1
Junior Member level 1
Joined
Dec 21, 2014
Messages
18
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Visit site
Activity points
108
Hi everyone,

I have a question about negative cell delay in pt. Could you show mw where does the negative delay come from?

BR.
 

Hi everyone,

I have a question about negative cell delay in pt. Could you show mw where does the negative delay come from?

BR.

WOW get me some of those gates! I'd sure like to get a cell library that has negative gate delays, that would be awesome to have a design that finishes calculations before the data or the clocks arrive! :thumbsup:

I have an feeling I know what you are asking, but your question is vague and can not be answered as stated.
 

Don't get me wrong ads..
I mean when I analyze timing report from pt, some cells/nets have a negative delay in the report.
But I dont know where they come from. Maybe the threshold slew of output pin is smaller than input pin.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top