Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
A person who designs such a complex project must know how to describe a set of
Another hand, this register memory is rather complex and may afford
some invention efforts because the register content takes part both in
ALU operations and as address index and in bit handling operations.
Anyway, they can be inferred from a clocked process like
if rst='1' then
reg(18)<=X"00"; -- stack pointer
elsif clk='1' and clk'event then
if rg_ena='1' then
when X"00" => reg(0)<=DI;
or something like this.
A BlockRAM can be instantiated, but the registers must be treated in sequence.