Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
T-FF will be a clock divider.
Input to T-FF is logic-1 always
Output of T-FF is always toggled w.r.t input clk.
the frequency will be half the input clk.
To divide by 2 you can simply use a toggle flop.
In other words you connect the QN output to the D input of the flop. The Q output will toggle with half the frequency of the clock you connect to the CLK port of that flop.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.