Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need Help with SDRAM Addressing

Status
Not open for further replies.

rish_jain

Newbie level 5
Joined
Jul 13, 2004
Messages
8
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
74
sdram addressing

I want to design a sdram controller using an FPGA but I do not understand how the linear address from a microcontroller can be translated to the 2 stage address used by the SDRAMs. Any reference/description regarding this will be great!

Thx in advance.
 

the easiest way is to use the upper addresses for bank addreses + row addreses, and the lower for cas addresses.
you shoud know in advanced how many address lines you are using and how many column addredd lines are being used by your SDRAM.
 

**broken link removed**

and run search on SDRAM
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top