Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need help with NgdBuild:981 error

Status
Not open for further replies.

mbenton

Newbie level 6
Joined
Jun 22, 2010
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,364
Hello,

Using Xilinx's Architecture Wizard I generated a DCM block. I added the generated vhdl(test.vhdl) file to the project and copied the ucf generated file in my ucf file. I am getting this error
NgdBuild:981 - Could not find any associations for the following constraint:
'<INST DCM_INST CLK_FEEDBACK = 1X;> [temp_bld0.ucf(143)]'
I tried changing the ucf part from DCM_INST to "test/DCM_INST" but the error persits.

I have read in an older thread on xilinx.com that I have to write the full hierachical path instead of just DCM_INST. Maybe my question is stupid but I dont know how I can find the full hierachical path of the instance names in my design. Could anyone give me a pointer in doing this?

Thank you,
Michael
 

benradu

Member level 3
Joined
Jun 22, 2001
Messages
67
Helped
8
Reputation
16
Reaction score
3
Trophy points
1,288
Activity points
372
The clk feedback info is already in your generated vhdl in the dcm instantiation.
Is something like:
Code:
generic map( CLK_FEEDBACK => "1X",
You can safely ignore (delete) that constraint from your ucf
 

    mbenton

    Points: 2
    Helpful Answer Positive Rating

mbenton

Newbie level 6
Joined
Jun 22, 2010
Messages
11
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,364
Thank you, benradu, it worked.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top