Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
By the word module I best understand that u wanna implement it in verilog or c/c++. Please used random number to do so. U should use random numbers in a specific way to generate white noise which is completely random with some lower limits and upper limits(use %)