Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need help in designing this circuit--- Ramp Model

Status
Not open for further replies.

mohdfayez

Junior Member level 2
Junior Member level 2
Joined
Jun 29, 2007
Messages
22
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,417
suppose u have a DC voltage 'x'............anywhere between 0.3V to 7V......design a circuit in such a way that when this voltage x is given to this circuit the out put of the circuit will be a ramp voltage.

lets keep a switch in between the voltage source and this circuit

so basically when the switched is closed only then will the ramping start
the time of the ramping period should be variable...........most probably using a potentiometer...........and the range of the time should be from 0.1 to 10 seconds

so if u give an input voltage of lets say 4V to this circuit , as soon as the switch is closed that 4 volts should start ramping from 0V towards 4V and should attain a steady voltage after the ramping period is over


Can anyone help in this... with explaination coz I am not good at this.. help will be appreciated.. Thank you

Added after 40 minutes:

Required circuit is as given in attachment with output waveform
 

mohdfayez,
An analog integrator should do the job. Use an op-amp in inverting configuration. Let C be a capacitor from output to Inverting input. Let R be the input resistor from the inverting input connected to a voltage source thru the switch. When the switch is closed, the ramp rate will be -Vin/RC volts per second (R in Ohms, C in Farads). When the switch is opened, the output voltage will "freeze" at the level that exists when the switch is opened.
.
There are some practical problems with this scheme. Since no op-amp is ideal, when the switch is open the output will drift at a rate that depends on both the op-amp bias current and offset voltage. Also, you need a method of resetting the output voltage. It can be reset to zero simply by shorting the feedbacj capacitor.
Regards,
Kral
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top