Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need for generated clock

Status
Not open for further replies.

pradeeppiskala

Member level 1
Joined
Jul 13, 2010
Messages
35
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,288
Location
bangalore
Activity points
1,505
What is the need for creating generated clocks?

1) It can be used to set false path between different clock paths. If we have a functional and test clock coming to MUX. we can set false path between them.

2) To optimize timing critical paths.

Are there other reasons for using generated clock?

Why do we use divide by number when defining a generated clock?
 

For example, to emulate block (black-box), that multiplies/divides an input frequency.
 

Generated clocks are used to create clocks within the design , so as to reduce extra pll or clock generators which may be needed to drive the clocks without the use of clock dividers.
 

It is for tool to understand the structure of clocks.
 

Clocks are generated in DC to specify input and output port delays...
ex: If we take an input it might have delay coming from the source. So, it is used to specify the estimated time taken to arrive at your module.



hope this helped...
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top