Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Need explanation of several topics in CTS

Status
Not open for further replies.
A

alchemist1

Junior Member level 3
Joined
Jan 21, 2008
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,490
CTS

Hi,

i came across some topics in cts but i have no idea about how to understand or implement them. Can you people throw some light (and possibly materials) on the following topics,

* Adding and Removing Pins from the Skew Balance List
* Applying Constraints to Portions of the Clock Tree
* Skew Group Formation and Optimization
* Basis of setting Latency and Skew Constraints for a design
* Achieving a Robust Clock Tree

Thanks
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top