Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

'NE555 P' Reset pin problem

Status
Not open for further replies.

vinodquilon

Full Member level 3
Joined
Oct 24, 2009
Messages
158
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,298
Activity points
2,558
I have set up the 555 astable MW to generate AF signals as shown in the attachment.
The intended function is that When StD control signal goes logic HIGH AF signals are permitted
to appear at + output. When StD is logic LOW, AF signals get suppressed at output.

But in practical when StD is LOW, AF signals not suppressed at output.
So I manually connect 4th pin to GROUND, then the signals get suppressed at + out.

So I am going for an OR gate as a replacement of Q4 & R9. One pin is always LOW, other one
connected to StD control.

Does have any idea about the problem ? I think Q4 open condition doesn't bring GROUND
condition at active low RESET pin.

Attachment- https://www.scribd.com/doc/27308469
 

vinodquilon said:
Does have any idea about the problem ? I think Q4 open condition doesn't bring GROUND condition at active low RESET pin.

Force pin[4] to the GND level by adding a resistor betweeen [4] and GND ..
It's not the best way of switching [4] by npn BJT, but should work ..

Rgds,
IanP
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top