Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

NDR --> Non Default Rule or Non Delay Rule ??

Status
Not open for further replies.

charan teja

Newbie level 4
Joined
Jul 9, 2012
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Hyderabad
Activity points
1,318
Hi Friends,

What is NDR ?? where in the flow do we use them ? would like to know abt it in detail if anybody can explain. Thanks in advance.


Thanks,
Charan Teja
 

subhash_chevella

Member level 3
Joined
Sep 19, 2011
Messages
61
Helped
15
Reputation
30
Reaction score
15
Trophy points
1,288
Location
Bangalore
Activity points
1,698

Hi,

NDR ~ Non Default Rule
after PnR stage, if you are getting timing/cross talk/noise violations, which are very difficult to fix @ ECO stage, we can try NDR option during routing stage.
Non Default Rule means: spacing between metals will be more (generally two spacing will be there, after NDR three spacing), metal width will be more etc.
Generally we won't apply NDR. If you don't have any other option & at critical situation only we will apply NDR.

thanks,
Subhash
 
  • Like
Reactions: fox6

    fox6

    Points: 2
    Helpful Answer Positive Rating

nav_vlsi

Advanced Member level 4
Joined
Aug 17, 2005
Messages
114
Helped
45
Reputation
90
Reaction score
32
Trophy points
1,308
Location
India
Activity points
2,065
NDR --> Non default Rule.

However i have different perspective about NDR than previous user.

NDR are mainly used in place & routing section of design flow. when they actually route the design.

The Default routing guideline for the router would be provided by tech Lef (incase of Encounter) or techfile (incase of ICC). However when we are routing special nets especially CLOCK, we would like provide more width & more spacing for them. Instead of default 1unit width & 1 unit spacing specified in tech LEF, NDR will have double width , double spacing or triple width double spacing rules coded in them. when the CLOCK net is routed using NDR , they would have better Signal Integrity, lesser cross talk, lesser Noise. but we cannot increase the width & spacing to some large value as it will affect the area of chip. hence backend designer needs to make a call on timing VS noise VS Area on finalizing about NDR rules.

In above example , i took CLOCK net as just example, there can be several more instances like this , such a using an NDR for routing secondary power pins inorder to reduce routing congestion & DRC and many more.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top