Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[NCVerilog] how to include multiple files to be compiled?

Status
Not open for further replies.

joder

Newbie level 6
Joined
Oct 2, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
Hi,
I'd like to include many design files into compilation with some library files.
Could anyone show me a quick example in its command line?
I wanna to integrate the simulation into Makefile. Any example is much appreciated.

Thx a lot.
 

joder

Newbie level 6
Joined
Oct 2, 2009
Messages
11
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,356
To be more precise, I need to use multiple-steps in NC (ie. using ncvlog, ncelab and ncsim) to do the simulation.
In ncverilog, i can use -f design_filelist and -v library files to simulate. But I don't know how do use multiple steps in NC.
Thx.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top