Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Natural response LR circuit

Status
Not open for further replies.

paulmdrdo

Full Member level 3
Joined
Jan 17, 2014
Messages
183
Helped
1
Reputation
2
Reaction score
2
Trophy points
18
Activity points
1,394
as you can see In the image I provided I have derived the equation for i(t) and v(t).

On circuit A I use a passive sign convention(current flowing from positive to negative) on the inductor, hence the equation and their corresponding graph.
i(t) is decaying exponentially, v(t) is decaying exponentially.

On circuit B I did use what I learned in physics, i.e the voltage induced across an inductor is always opposite to the increase/decrease in current
flowing throuhg it. Since the current i(t) is decreasing, the voltage should support that current hence the sign. when I perform kvl on circuit B I ended up having growth equation for both i(t) and v(t). Why is that?

Also in circuit A I expect to have same graph for both i(t) and v(t) (Although they are both decaying).
Please, kindly clear this up for me if you have time. Thanks!
 

Attachments

  • eda.png
    eda.png
    57.3 KB · Views: 74

On circuit B I did use what I learned in physics, i.e the voltage induced across an inductor is always opposite to the increase/decrease in current
flowing throuhg it. Since the current i(t) is decreasing, the voltage should support that current hence the sign.
Yes, the voltage supports it, but you have to still support it in the paper.
With the voltage polarity you have drawn in circuit B, V= -L*di/dt , if di/dt <0 (which it is), then the voltage is + => supporting the current.
You have said: I will support the current with the + sign in a nice drawn circuit, but my mathematics will not support it anymore.

If you apply the Faraday-Lenz law, you should be very careful with the signs because the voltage polarity of the inductor is such that it is opposed to the source. If there is no source in the circuit, the voltage polarity is such that maintains the flow of current in the same way it was charged, but the mathematical equation must still be the Farady-Lenz equation.

If you simply remember that the current flows in the same direction it was charged to assign properly the initial condition, then you can forget the Faraday-Lenz equation and apply the Circuit Theory equation as in circuit A.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top