Has anyone done the survey on MAC architectures for digital filters in terms of performance, power consumption, less chip area? I want the details that how much work has been done on it. If yes , can you please provide the details/report of that?
Current Processors can compute 1 output per cycle for a 10 tap FIR filter, may take 3-4 cycles per 1 output for a 10 tap IIR filter.
Hope that helps........
Can you give the name/number of the processor which you are referring to (10 point FIR in 1 cycle , 10 point IIR in 3-4 cycles). If you have some documents on survey on it , can you provide the documents too?