imbichie
Full Member level 6
Is there any way to multiply and divide the std_logic_vector in the VHDL, without using a multiplier block or shifting mechanism.
Here i need to multiply or divide the std_logic_vector both are varying at run time.
Thanks in Advance.
Here i need to multiply or divide the std_logic_vector both are varying at run time.
Thanks in Advance.