Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] Multicycle path synthesis

Status
Not open for further replies.

stevenv07

Junior Member level 2
Joined
Aug 11, 2020
Messages
24
Helped
0
Reputation
0
Reaction score
1
Trophy points
3
Activity points
186
Hello everyone,

My design has many clock domains. For simplicity, let's take 2 clock domains. One is master clock clk, and another one is generated clock clk_div_40 from the master.

clk_div_40 -> FF1 -> FF2 (clk)

I set multicycle path as follows

set_multicycle_path 40 -setup -from clk_div_40 -to clk -end

When design compiler generates sdc file, it changes 40 cycles to 39 cycles. I dont know why it change my setting. Could you explain me this?

Thank you so much.
Steve.
 

ThisIsNotSam

Advanced Member level 5
Joined
Apr 6, 2016
Messages
2,046
Helped
360
Reputation
720
Reaction score
367
Trophy points
83
Activity points
10,282
do a report_clocks and check if it says 39 there. you might be misinterpreting the timing analysis.
 
Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top