Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

multi-threading in cadence ic 5141

Status
Not open for further replies.

maninnet

Member level 5
Joined
Oct 25, 2007
Messages
90
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,832
In cadence ic 5141 usr3:


In Virtuoso analog design enviroment----simulation----options---analog, there is a "multi-threading options", does it mean that the simulator can support multiple cores? if it does, what simulation will be benifit from this feature, and what will not?


By the way, in usr4, i found that the above multi-thread feature diappears, could anyone have any idea?
 

gliss

Advanced Member level 2
Joined
Apr 22, 2005
Messages
692
Helped
75
Reputation
150
Reaction score
16
Trophy points
1,298
Activity points
5,892
Maybe it can do simultaneous PVT or PVTP corner simulation? It might depend on your license too.
 

oktan

Member level 1
Joined
Mar 26, 2007
Messages
35
Helped
3
Reputation
6
Reaction score
0
Trophy points
1,286
Location
Netherlands
Activity points
1,543
hi,
officially the multi threathing is started few years ago and now a days it is becoming popular,i don't think that option is for multi core cpu's because that cadence dosent support some of the new kernels that are made for multi-core.
this is my idea may be my knowledge is old :!:

cheers
 

    maninnet

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top