Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

MPC107 Interrupt handling

Status
Not open for further replies.

kazumi68

Newbie level 1
Joined
May 11, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,288
An external interrupt is generated and sent to this MPC107 and an embedded power pc chip is handling the interrupt routine. My question is we are trying to set it up for Level trigger, but it isn't working. It seems that we get the interrupt SW is handling it, but when we clear the interrupt, the interrupt register is active again, when no interrupt was generated. Our single shows that the previous interrupt never cleared quick enough. Is there a delay on once SW clears the register before we accept the next interrupt?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top