Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[Moved]: noise in high Vth and low Vth FET

Status
Not open for further replies.

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
428
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,482
why low Vth device has higher noise than high Vth device? Thanks.
 

Dominik Przyborowski

Advanced Member level 4
Joined
Jun 6, 2013
Messages
1,038
Helped
468
Reputation
938
Reaction score
442
Trophy points
1,363
Location
Norway
Activity points
7,728
Re: noise in high Vth and low Vth FET

Please expand your question.
Which kind of noise your considering and with what conditions?
 

dick_freebird

Advanced Member level 5
Joined
Mar 4, 2008
Messages
7,343
Helped
2,135
Reputation
4,273
Reaction score
2,000
Trophy points
1,393
Location
USA
Activity points
58,844
Re: noise in high Vth and low Vth FET

You need to look at this very carefully. Make sure
that the comparison is at similar "overdrive" (VT+V)
and not at similar Vgs, where (say) the low-VT FET
is in weak inversion or even "on", and the high-VT
is "off". They should be operated at equal-gm points
and equal current density (you may or may not see
both at once) to make a valid comparison.

In SOI I have seen grossly different RTN signatures,
where the low- and medium-VT FETs were fully
depleted and the high-VT FETs were not; a stark
kink in the ID-VD curve when operated near-threshold
and a lot of exposed, noise-active states at the back
interface which were under "gate authority" in the FD
(low-VT) devices, but not so for the quasi-PD high VT
FETs.

So too, a low channel doping may let the low-VT
FETs' intrinsic "front gate" surface states cause more
low frequency noise activity while high VT implant
can mask or bury these (although every implant also
adds defectivity -> states). Some high VT FETs can
be "buried channel" and mask much gate ox trap
activity.

So now you have a few (potential reasons). And
what does this (potential) knowledge do for you?
Probably not much. In the end you have to ride
the horse you picked. Or had picked for you.
 

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
428
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,482
Yes, you are right, they should be compared with the same Vov voltage.
I just use the same Vgs to bias the high Vth and low Vth transistor, and then observe the thermal noise in the current mirror configuration from them.

The thermal noise equation is: in^2=KT*(gm)/3. For the low Vth device has higher Vov, with the same Vgs bias condition, which leads to larger gm, so the low Vth CMOS has "higher" thermol noise in the current mirror configuration.

If they are with the same Vov, the thermal noise should be the same.

Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top